



Welcome United States Patent and Trademark Office

[Home](#) | [Login](#) | [Logout](#)[Search Session History](#)[BROWSE](#)[SEARCH](#)[IEEE XPLORE](#)

Tue, 31 May 2005, 5:08:16 PM EST

Search Query Display



Recent Search Queries

- [#1](#) (i/o pad <in>metadata) <and> (model<in>metadata)
- [#2](#) (bi-directional<in>metadata) <and> (cell<in>metadata) <and> (model<in>metadata)
- [#3](#) (i/o cell model<in>metadata)
- [#4](#) (input/output pad model<in>metadata)
- [#5](#) (i/o pad model<in>metadata)
- [#6](#) (interface <in>metadata) <and> (cell model<in>metadata)
- [#7](#) (interface <in>metadata) <and> (cell model<in>metadata)
- [#8](#) (i/o cells<in>de)
- [#9](#) (i/o cells<in>de)
- [#10](#) (i/o pad <in>metadata) <and> (design<in>metadata)
- [#11](#) (bond pad <in>metadata) <and> (model<in>metadata)

Your search cannot be processed at this time.

Please try again later. We apologize for any inconvenience.

Reference Message #VErr2005

Results for "(model<in>metadata) <and> (i/o pad<in>metadata)"


Your search matched 17 of 1164322 documents.

A maximum of 100 results are displayed, 25 to a page, sorted by **Relevance** in **Descending** order.

 [E-mail](#)  [Printer friendly](#)
[» View Session History](#)
[» New Search](#)

Modify Search

» Key

 
☐ Check to search only within this results set

Display Format: ☒ Citation ☐ Citation & Abstract

IEEE JNL IEEE Journal or Magazine

IEEE JNL IEE Journal or Magazine

IEEE CNF IEEE Conference Proceeding

IEEE CNF IEE Conference Proceeding

IEEE STD IEEE Standard

Select Article Information

- ☐ 1. **Active devices under CMOS I/O pads**
Kuo-Yu Chou; Ming-Jer Chen; Chi-Wen Liu;
Electron Devices, IEEE Transactions on
Volume 49, Issue 12, Dec. 2002 Page(s):2279 - 2287
[AbstractPlus](#) | [References](#) | Full Text: [PDF\(1200 KB\)](#) IEEE JNL
- ☐ 2. **Improved I/O pad assignment for sea-of-gates placement algorithm**
Chrzanowska-Jeske, M.; Her, S.-K.;
Circuits and Systems, 1992., Proceedings of the 35th Midwest Symposium on
9-12 Aug. 1992 Page(s):1396 - 1399 vol.2
[AbstractPlus](#) | Full Text: [PDF\(456 KB\)](#) IEEE CNF
- ☐ 3. **Energy-efficiency of VLSI caches: a comparative study**
Kamble, M.B.; Ghose, K.;
VLSI Design, 1997. Proceedings., Tenth International Conference on
4-7 Jan. 1997 Page(s):261 - 267
[AbstractPlus](#) | Full Text: [PDF\(720 KB\)](#) IEEE CNF
- ☐ 4. **Semiconductor controlled rectifier (SCR) electrostatic discharge (ESD) protection devices in submicron CMOS technology**
Lee, J.; Syrzycki, M.; Iniewski, K.;
Electrical and Computer Engineering, 1999 IEEE Canadian Conference on
Volume 1, 9-12 May 1999 Page(s):409 - 414 vol.1
[AbstractPlus](#) | Full Text: [PDF\(420 KB\)](#) IEEE CNF
- ☐ 5. **A Zener-diode-activated ESD protection circuit for sub-micron CMOS processes**
Luh, L.; Choma, J., Jr.; Draper, J.;
Circuits and Systems, 2000. Proceedings. ISCAS 2000 Geneva. The 2000 IEEE International Symposium on
Volume 5, 28-31 May 2000 Page(s):65 - 68 vol.5
[AbstractPlus](#) | Full Text: [PDF\(448 KB\)](#) IEEE CNF
- ☐ 6. **ESD implantations in 0.18- μ m salicided CMOS technology for on-chip ESD protection with layout consideration**
Ming-Dou Ker; Che-Hao Chuang;
Physical and Failure Analysis of Integrated Circuits, 2001. IPFA 2001. Proceedings of the 2001 8th International Symposium on the
9-13 July 2001 Page(s):85 - 90
[AbstractPlus](#) | Full Text: [PDF\(444 KB\)](#) IEEE CNF
- ☐ 7. **A circuit technique for accurately measuring coupling capacitance**
Weize Xu; Friedman, E.G.;
ASIC/SOC Conference, 2002. 15th Annual IEEE International

- ☐ **8. Compact Physical IR-Drop Models for Chip/Package Co-Design of Gigascale Integration (GSI)**
 Shakeri, K.; Meindl, J.D.;
 Electron Devices, IEEE Transactions on
 Volume 52, Issue 6, June 2005 Page(s):1087 - 1096
[AbstractPlus](#) | Full Text: [PDF](#)(728 KB) IEEE JNL
- ☐ **9. Designs of low stress I/O pin attach structures**
 Shih, D.-Y.; Palmateer, P.; Fu, Y.; Kim, J.; Kapur, S.; Arnold, A.; Brofman, P.; Ghosal, B.; Waldman, D.;
 Hayunga, P.; Pasco, R.; Cvikevich, S.; Corso, J.; Advocate, G.;
 Components, Hybrids, and Manufacturing Technology, IEEE Transactions on [see also IEEE Trans. on
 Components, Packaging, and Manufacturing Technology, Part A, B, C]
 Volume 15, Issue 3, June 1992 Page(s):369 - 377
[AbstractPlus](#) | Full Text: [PDF](#)(988 KB) IEEE JNL
- ☐ **10. ESD protection design on analog pin with very low input capacitance for high-frequency or current-mode applications**
 Ming-Dou Ker; Tung-Yang Chen; Chung-Yu Wu; Hun Hsien Chang;
 Solid-State Circuits, IEEE Journal of
 Volume 35, Issue 8, Aug. 2000 Page(s):1194 - 1199
[AbstractPlus](#) | [References](#) | Full Text: [PDF](#)(368 KB) IEEE JNL
- ☐ **11. Microwave model of anisotropic conductive film flip-chip interconnections for high frequency applications**
 Myung-Jin Yim; Woonghwan Ryu; Young-Doo Jeon; Junho Lee; Seungyoung Ahn; Jounggho Kim;
 Kyung-Wook Paik;
 Components and Packaging Technologies, IEEE Transactions on [see also Components, Packaging
 and Manufacturing Technology, Part A: Packaging Technologies, IEEE Transactions on]
 Volume 22, Issue 4, Dec. 1999 Page(s):575 - 581
[AbstractPlus](#) | [References](#) | Full Text: [PDF](#)(356 KB) IEEE JNL
- ☐ **12. Solder bump size and shape modeling and experimental validation**
 Pfeifer, M.J.;
 Components, Packaging, and Manufacturing Technology, Part B: Advanced Packaging, IEEE
 Transactions on [see also Components, Hybrids, and Manufacturing Technology, IEEE Transactions on]
 Volume 20, Issue 4, Nov. 1997 Page(s):452 - 457
[AbstractPlus](#) | [References](#) | Full Text: [PDF](#)(144 KB) IEEE JNL
- ☐ **13. Modeling and metrology in high performance heat sink design**
 Patel, C.D.; Belady, C.L.;
 Electronic Components and Technology Conference, 1997. Proceedings., 47th
 18-21 May 1997 Page(s):296 - 302
[AbstractPlus](#) | Full Text: [PDF](#)(536 KB) IEEE CNF
- ☐ **14. Design and analysis of the on-chip ESD protection circuit with a constant input capacitance for high-precision analog applications**
 Ming-Dou Ker; Tung-Yang Chen; Chung-Yu Wu; Hun-Hsien Chang;
 Circuits and Systems, 2000. Proceedings. ISCAS 2000 Geneva. The 2000 IEEE International
 Symposium on
 Volume 5, 28-31 May 2000 Page(s):61 - 64 vol.5
[AbstractPlus](#) | Full Text: [PDF](#)(364 KB) IEEE CNF
- ☐ **15. Ceramic column grid array technology with coated solder columns**
 Bor Zen Hong; Ray, S.K.;
 Electronic Components and Technology Conference, 2000. 2000 Proceedings. 50th
 21-24 May 2000 Page(s):1347 - 1353
[AbstractPlus](#) | Full Text: [PDF](#)(732 KB) IEEE CNF
- ☐ **16. A novel SCR ESD protection structure with low-loading and latchup immunity for high-speed I/O pad**
 Chen-Shang Lai; Meng-Hwang Liu; Shin Su; Tao-Cheng Lu;
 VLSI Technology, Systems, and Applications, 2003 International Symposium on



17. A chip-level electrostatic discharge simulation strategy

Haifeng Qian; Kozhaya, J.N.; Nassif, S.R.; Sapatnekar, S.S.;

Computer Aided Design, 2004. ICCAD-2004. IEEE/ACM International Conference on
7-11 Nov. 2004 Page(s):315 - 318

[AbstractPlus](#) | Full Text: [PDF](#)(664 KB) IEEE CNF



[Help](#) [Contact Us](#) [Privacy & Security](#) [IEEE.org](#)

© Copyright 2005 IEEE - All Rights Reserved